Abstract-For high-performance superconducting quantum devices based on Josephson junctions (JJs), decreasing lateral sizes is of great importance. Fabrication of sub-μm JJs is challenging, due to nonflat surfaces with step heights of up to several 100 nm generated during the fabrication process. We have refined a fabrication process with significantly decreased film thicknesses, resulting in almost flat surfaces at intermediate steps during the JJ definition. In combination with a mix-and-match process, combining electron-beam lithography and conventional photolithography, we can fabricate JJs with lateral dimensions down to 0.023 μm 2 . We propose this refined process as an alternative to the commonly used chemical-mechanical polishing procedure. Transport measurements of JJs, having critical-current densities ranging from 50 to 10 4 A/cm 2 , are presented at 4.2 K. Our JJ process yields excellent quality parameters, R sg /R N up to ∼50, V m from 15 to 80 mV and V gap up to 2.81 mV, and also allows the fabrication of high-quality, sub-μm wide, long JJs (LJJs) for the study of Josephson vortex behavior. The developed technique can also be used for similar multilayer processes and is very promising for fabricating sub-μm JJs for quantum devices such as SQUIDs, qubits, and SIS mixers.
I. INTRODUCTION

O
VER the last few decades window-type (or overlap-type) Josephson junctions (JJs) have emerged as the most reproducible and controllable fabrication process for few-junctions devices such as SQUIDs [1] , long Josephson junctions (LJJ) [2] - [5] , as well as multi-junction devices like RSFQ circuits [6] - [8] or voltage standards [9] . To increase the performance of the devices the critical-current density j c is usually increased [10] - [12] while in turn the lateral dimensions are minimized. With growing complexity of the designs, an increasing number of layers becomes necessary. The most basic processing sequence includes deposition of the required material and etching thereof. This inherently results in a step-like topology of the chip-surface, making increased layer thicknesses in higher levels necessary, in order to ensure good edge coverage. This uneven topology prohibits the use of thin resists, which limits the minimization of the lateral feature sizes. To overcome these restrictions, there have been many efforts, including ramp-type junctions [13] , or chemical-mechanical polishing (CMP). While CMP would provide almost perfectly flat surfaces, it introduces a time-consuming fabrication step and causes mechanical stress, which may deteriorate the quality of the devices susceptible to strain. Additionally, small JJs themselves open up new possibilities for sub-μm devices such as SIS mixers [11] , qubits [14] and new types of metamaterials [15] .
Here, we present a refined fabrication process, creating effectively flat chip-surfaces at intermediate steps during fabrication. We propose this self-planarized process as an alternative to CMP. Using this technique we are able to pattern very small JJs, exhibiting high quality parameters in a wide range of j c . Additionally, we achieve sub-μm feature sizes in the wiring layers and the junction's periphery, allowing fabrication of special LJJ devices for the investigation of fundamental vortex physics [3] - [5] , [12] , [15] , [22] . In Section II, the fabrication of the trilayers is presented and a comparison between the sofar employed conventional process at our institute [16] , [17] and the new process will be discussed. In Section III, transport measurements of short and long JJs with sub-μm feature sizes will be presented along with the critical-current dependence of a LJJ on an externally applied dc-injector current [3] - [5] , [22] . Section IV concludes this work.
II. FABRICATION PROCESSES
A. Trilayer Fabrication
Our Nb/Al-AlO x /Nb process is based on 2 -Si wafers, which are oxidized for 4 hours at 1000
• C and 100% humidity, resulting in a Si-SiO 2 substrate with a typical SiO 2 -thickness of 600 nm. Afterwards, Nb and Al are dc-magnetron sputtered in-situ from 3 targets of 99.999% purity in argon (5.0) atmosphere at pressures of 0.96 Pa and 0.72 Pa, respectively, forming the Nb/Al-AlO x /Nb multi-layer. Typical thicknesses for the ground electrode, Al-layer, and top electrode are 90 nm, 6 nm and 30-90 nm, respectively. Dry oxidation of the Al is performed in the load-lock of the system in pure oxygen (5.0).
Open squares in Fig. 1(a) show the dependence of the critical-current density j c (4.2 K) on oxidation atmosphere p ox · t ox , where p ox denotes the partial oxygen pressure and t ox the oxidation time. A reproducible j c (p ox · t ox )-dependence is achieved by using a controlled oxidation procedure, resulting in critical-current densities from j c = 50 A/cm 2 − 15.3 kA/cm 2 . For current densities up to j c = 2 kA/cm 2 , the oxidation time is kept at t ox = 30 min and the oxidation pressure is varied between p ox = 10 Pa-25 kPa. For j c > 2 kA/cm 2 , p ox is kept at 10 Pa and the oxidation time t ox is reduced. The critical-current densities achieved using this technique can be approximated by
48 . This result is comparable to j c -dependences found in [18] . Open circles in Fig. 1 (a) depict the ratio of the sub-gap resistance R sg measured at 2 mV on the retrapping branch of the current-voltage-characteristic IV C and the normal-state resistance R N of the JJ. As can be seen the typical R sg /R N -ratio is above 30 and reaches up to 50 for j c < 2 kA/cm 2 . For higher j c 's the R sg /R N -ratio decreases, while still having reasonably good values of R sg /R N = 8 for current densities of 15.3 kA/cm 2 . The decrease of the R sg /R N -ratio with increasing j c is typical for Nb/Al-AlO x /Nb Josephson junctions and can be explained by a higher transparency of the tunneling barrier [19] . For characterization purposes of the trilayers and extraction of the j c , the JJ sizes were in the μm range.
The homogeneity of the fabricated trilayers has been checked by evaluation of IV C-measurements of serial junction arrays, like shown in Fig. 1(b) (100-JJ-array). The measured I c 's shown in the inset of Fig. 1(b) have not been corrected for variation of the effective JJ-size. Still, the coefficient of variation is merely 7.45%. Such small deviations, in an array over a length scale of ∼2.5 mm, reinforce the assumption of a homogeneous critical-current density over the entire chip. We should note, that few JJs in the array deviate more strongly, which is comparable to results found in [20] .
B. Conventional Fabrication Process
Roman numerals (I-V) in Fig. 2 label selected steps of the sofar used conventional fabrication process. The bottom electrode is patterned using positive photolithography and subsequent reactive-ion etching (RIE) of Nb using a CF 4 − O 2 -gas mixture, ion-beam etching (IBE) of the Al-AlO x barrier, and again RIE (Fig. 2-I) . Next, the resist stencil for the JJ definition is patterned (Fig. 2-II) , and the top electrode is etched using RIE. The surface surrounding the protected JJ is anodized in an aqueous solution of (NH 4 )B 5 O 8 and C 2 H 6 O 2 ( Fig. 2-III) . Alternatively, a hard-mask process, as described in [16] , can be employed. At this point, the step height of the resulting chip topology is dominated by the combined thickness of the bottom-/top-electrodes (2 · d e ≈ 180 nm).
SiO is thermally evaporated from a resistively heated crucible and patterned using a lift-off technique. It acts as an insulation layer between the bottom electrode and the following wiring layer (Fig. 2-IV) . To ensure a good edge-coverage the thickness is typically chosen to be d SiO ≈ 250-300 nm and the deposition is performed in multiple steps in order to avoid formation of continuous pinholes. Characteristic deposition rates of the SiO are below 1 nm/s. The final Nb wiring layer is again patterned using lift-off (Fig. 2-V) . To overcome the SiO steps (d SiO ) typical thicknesses are in the range of d wl = 400-450 nm.
Even though, the existing technology was sufficient to fabricate sub-μm JJs, the large thicknesses of this conventional process strongly limit the minimal lateral sizes of all features. Especially for layers patterned in a lift-off technique, the minimum achievable width is in the range of the resist thickness, which is usually twice as thick as the layer to be patterned. Consequently, the minimum width of the 450 nm thick wiring layer was limited to ∼1 μm. Furthermore, the resist thickness should be significantly larger than the step heights, so that a homogeneous resist layer can be ensured. Therefore, the use of thick resist, even for electron-beam lithography (EBL), was necessary, again limiting the minimum feature size [16] .
In order to overcome this limitation the layers need to be thinner, which presumes a topology with reduced step-heights. We refined the process to make it self-planarized, allowing sub-μm dimensions in all layers.
C. Self-Planarized Fabrication Process
Latin letters (A-E) in Fig. 2 label selected steps of the newly refined, self-planarized fabrication process. For sub-μm pattering EBL was employed with typical resist thicknesses of d EBL < 500 nm. To minimize the large step heights of the above presented conventional process, we introduced selfaligned SiO layers after each etching process. In order to uphold an acceptable turn-around time of approximately 5 days, a mixand-match process based on negative resist (AR-N-7520.18 by AllResist) was developed. This allows a fast, standardized definition of the large area structures using photolithography, while the small features may be defined subsequently using EBL. For a sufficient stability of the resist, with respect to the various etching steps and the following lift-off procedure, a thorough optimization of the lithography and baking parameters was necessary. We found that the resist becomes highly stable, with respect to plasma etching (IBE and RIE), using ∼10 times increased pre-baking times (10 min) and an EBL exposure dose reduced by a factor of ∼8 (24 μC/cm 2 ), as compared to the recommendations of the manufacturer.
The planarization of the trilayer is performed in two steps, where the SiO layer, planarizing the ground electrode, has a thickness d A = d ge + Δ, where d ge corresponds to the thickness of the ground electrode [see Fig. 2(a) and (b) ]. The additional Δ is determined by the selectivity of the etching rates between Nb and SiO in the following etching process, for the definition of top electrode and junction. After the JJdefinition, the first planarization SiO is equally thick as the bottom electrode, so that a second SiO layer deposited after the anodic oxidation, fully levels the surface of the structure, as can be seen in Fig. 2(c) . The characteristic step height, after the JJ definition, is in the range of d step < 10 nm, which is an improvement of approximately a factor 9, as compared to the before described conventional process.
Due to the isotropic nature of RIE, an overhang of the resist stencil above the etched Nb is created. Later thermally evaporated SiO will exhibit poor edge coverage around the JJ-definition due to the anisotropic nature of the deposition (see schematic in Fig. 3 ). Such trenches can be minimized to some degree, using isotropic sputtered isolation materials. Alternatively, reactive-ion etching may be replaced with ion-beam etching, exhibiting a much more anisotropic etching profile. Using the IBE process we achieved trenches as narrow as 10 nm. In order to uphold a high yield, an additional isolation layer covering the mentioned trenches is advisable [see Fig. 2(d) ]. The thickness of this layer is typically in the range of d D = 30 nm and defines the maximum step height of the topology.
Finally, the top wiring layer is deposited, having a typical thickness of 150-200 nm [see Fig. 2(e) ]. If additional wiring layers are needed, the layer is again pattered in a standard etching process, using a preliminary deposited AlN layer as an etch stop, and subsequently planarized using AlN or SiO. When comparing the final cross section of the conventional process (Fig. 2-V) with that of the self-planarized process [ Fig. 2(e) ], one may notice that the maximum step height, even with non-planarized wiring layer, is approximately 50% of the conventional process and that much less steps are created. 
III. MEASUREMENTS
All measurements were performed at T = 4.2 K in a liquid-helium transport dewar. Currents were supplied by battery-powered current sources. In order to minimize fluctuation during the measurements, the voltage amplifiers were also battery powered.
Typical values of the characteristic voltage V m = I c R sg , for a single unshunted junction, are comparable to values from literature [18] , [19] and range from 15 to 80 mV at T = 4.2 K. Employing the newly refined process, we were able to fabricate junctions with significantly reduced lateral dimensions. Fig. 4(a) shows the IV C of a circular JJ with a designed area of 0.023 μm 2 . The almost planar chip topology of the samples fabricated using the refined process, makes it impossible to measure the physical size of the JJs after deposition of the wiring layer. However, the effective diameter can be estimated from the IV C and j c ≈ 10 kA/cm 2 , to be d eff ≈ 200 nm, which is close to the designed value of d JJ = 170 nm. Despite the very small junction diameter, the quality parameters, extracted from the IV C, are extraordinarily good, exhibiting a gap-voltage of V gap = 2.73 mV at the voltage jump, V m = 16.7 mV and R sg /R N = 18.6. Fig. 4(b) shows an SEM image of a different junction with an approximate area of 0.4 × 0.4 μm 2 . The image was taken after the junction definition and subsequent self-aligned SiO deposition [c.f. Fig. 2(c) ]. Such junctions are ideal candidates for the use as SIS mixer elements [11] .
Besides small JJs, we are currently investigating long Josephson junctions (LJJs) for the study of artificial vortices [3] - [5] , [12] , [15] , [22] . These LJJs need to be significantly longer than the effective Josephson penetration depth L JJ λ J,eff [21] , while the width is ideally in the sub-μm range W JJ λ J,eff [2] - [5] , [12] . As proposed in [4] , [5] creation of fractional vortices, or so-called κ-vortices, can be achieved by injection and extraction of a dc-injector current I inj through tiny feed lines (w inj λ J,eff ), separated from each other by dX ≈ W JJ . Various devices based on such injector designs are conceivable, including qubits [12] or meta-materials [15] . Due to the restrictions given by the small Josephson penetration depth, resulting from the necessity of high critical-current densities, both of these highly sophisticated devices require sub-μm junction and injector widths (W JJ and w inj respectively).
So far, sub-μm patterning in the top wiring layer was only possible when employing CMP techniques. Using our newly developed process, we were able to fabricate first prototype devices of long JJs with sub-μm junction width W JJ and injector width w inj . Fig. 5(a) shows the dependence of the critical current I c on the applied dc-injector current of the LJJ shown in 2 ), the LJJ is sufficiently long to study Josephson vortex behavior. Also the requirements: w inj = 0.6 μm λ J,eff and dX = 0.3 μm λ J,eff are met. I c (I inj )-dependencies were numerically analyzed in [22] , and the amplitude of the side maxima can roughly be estimated to 1 − I c (κ = ±2π)/I c (κ = 0) ≈ (w inj + dX)/L JJ . For a design as shown in Fig. 5(b) , this decrease is expected to be less than 2%. In the I c (I inj )-dependence shown in Fig. 5(a) , no effective decrease in the amplitude could be observed, suggesting that the phase-discontinuity caused by the current dipole, creates a step in the Josephson phase along the long coordinate of the LJJ. Such behavior was predicted for devices, where 2 · w inj + dX λ J,eff , and therefore demonstrates the high quality of the fabricated devices. Further investigations of I c (I inj )-dependence and of the macroscopic quantum-tunneling (MQT) behavior on the injector current is ongoing and will be presented elsewhere.
IV. CONCLUSION
We have refined a fabrication process for Josephson junctions in overlap geometry with regards to the surface selfplanarization. The final step height may be reduced to a few 10 nm, even without CMP procedures and thus allowing the use of electron-beam lithography (EBL) also in the top wiring layer. Well-adjusted parameters for the different lithography steps make so-called mix-and-match lithography possible, combining photolithography and EBL using the same resist. The resulting resist stencils are strong enough to withstand reactive-ion etching, as well as ion-beam etching and a subsequent self-aligned deposition of SiO, while still being well-dissolved in acetone for lift-off afterwards. Series of transport measurements show that the process yields very high quality parameters and a good reproducibility for junctions down to a few 100 nm. For JJs with a j c ranging from 50 A/cm 2 -15 kA/cm 2 the R sg /R N -ratio varies from 8-50, V m = 15-80 mV and V gap > 2.73 mV. The smallest junctions measured, had a designed area of 0.023 μm 2 with an I c ≈ 2.43 μA at T = 4.2 K. LJJs with sub-μm width and sub-μm current injectors were fabricated and first characterizations of the dependence of the critical current I c on the dc-injector current I inj show reasonable agreement with theory.
